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ABSTRACT 
The objective of this work is to develop a new logic circuit 
synthesis and optimization procedure for arbitrary logic 
function. Following the procedure, we may get a new high 
performance logic circuit family, which has low power 
consumption, low power-delay product, area efficiency and 
suitable for low supply voltage. The new logic family based 
upon the proposed design procedures has certain advantage 
over CMOS, DVL and DPL in most cases. 
1. INTRODUCTION 
At logic circuit design level, a proper choice of a circuit 
style for implementing combinational logic is very 
important. For example, in the NOR gate implementation, 
the static CMOS logic circuit structure seems the better 
logic circuit family than the DVL [l], DPL[2] or any other 
logic circuit families. But when it comes to 2-input XOR 
logic implementation, the static CMOS logic circuit family 
becomes the worst choice. This result may confuse someone 
in logic circuit family selecting. 
The objective of this work is to develop a new logic 
circuit synthesis and optimization procedures for arbitrary 
logic function implementation. Following the synthesis and 
optimization design procedures, we may get a new high 
performance logic circuit family, which has low power 
consumption, low power-delay product, area efficiency and 
suitable for low voltage supply. From the example shown 
below, this new logic family based upon the proposed 
design procedures has advantage over CMOS, DVL and 
DPL in most cases. We use 0.35ym CMOS technology to 
design the circuits and to do the post layout simulation in all 
comparisons. 
Some basic concepts and definitions of the proposed new 
logic synthesis and optimization procedures are shown in 
Section 11. The detail procedures of the new logic style and 
a circuit implementation example are given in Section 111. 
Comparisons between Static CMOS, DPL, DVL and the 
New Logic Style are listed in Section IV. Some conclusions 
are finally drawn in Section V. 
Fig.2. Static CMOS Network. 
Fig. 3. (a) The K-map of the NAND Function 
(b) The Modified K-map of the NAND Function. 
2. BASIC COMCEPT AND DEFINITIONS OF 
THE NEW LOGIC CURCUIT DESIGN 
In view the problems shown in previous section, we can 
implement a arbitrary logic function by using the pass 
transistor logic network as shown in Fig. 1. The input signals 
Xi and Ti can be used as the control variables or pass 
variables of the pass-transistor network. The control 
variables are connected to drive the gate of the MOS 
transistors. The pass variables are connected to the 
sources/drains of the MOS transistors. In general, the static 
CMOS logic circuit structure can be seem as a special case 
of pass transistor logic network that the pass variables input 
signals are just “1” and “O”, and the input signals Xi and 
Xiare connected to drive the gate of the MOS transistor as 
shown in Fig.2. Thus, it is possible to develop a synthesis 
and optimization procedure of the pass transistor logic 
circuit for arbitrary logic function and high performance 
applications. 
The proposed new circuit synthesis and optimization 
procedures are based upon the pass transistor logic circuit 
implementation. As shown in Fig.4, we use 2-input XOR 
function as a circuit implementation example. The detail 
design flow of the circuit will be shown in following. In 
order to describe the proposed new procedures clearly. 
some important notations and circuit implementation of the 
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synthesis and optimization procedures, Square, Modijied K- 
map, Loop Circling, Selected Set, Implicate Loop and 
Circuit Implementation Methods are shown as following. 
A. Square 
The Kamaugh map (K-map) of a function specifies the 
value of the function for every combination of values of the 
independent variables. The Square indicates a function 
output state on the K-map. As shown in Fig. 3(a), the output 
state of the Square for (A=B=O), plotted in the upper left 
on the K-map, is “1”. 
B. Modified Karnaugh map (K-map) 
The Modijied K-map is almost the same with the K-map, 
except that not only the power lines (“]”and *‘U’) but also 
the input variables (“Xi” and “E”) are listed in the Square 
to represent the function result as shown in Fig. 3(b). It is 
straightforward to implement the circuit based on the Static 
CMOS Logic according to the K-map. And the Modified K- 
map provides us the thoughts of implementation of the new 
logic synthesis and optimization procedures. 
C. Loop Circling 
The Loop Circling is the method to implement the pass 
transistor circuit. A loop contains one or more squares on 
the ModiJied K-map. For example, the Square (A=B=O) 
and Square (A=], B=O) combine to form the Loop (i) by 
looping the corresponding A’s on the ModiJied K-map in 
Fig. 4(a).A loop may contains all squares that are never 
selected by other loops (Loop(iii)in Fig. 4(a)), or part 
squares are selected by other loop ( Square (A=B=O) in 
Loop(ii) in Fig. 4(a) is selected by Loop(i)). 
D. Selected Set 
We define a set of controlling and passing variables that 
ever used for circuit implementation, call Selected Set. 
Which means we can choose the variables in the Selected 
Set for implementing new circuit without extra inverters to 
generate the newly complementary signals. The initial 
values in the Selected Set are (0,  1, Xi). For example, the 
initial variable in the Selecred Set is (0, 1, A, B} in Fig. 
4(a). After every loop circling, we put the new selected 
passing and controlling variables in the Selected Set 
immediately. For example, the Selected Set is (O,I,A, 
B, B ) after Loop (i) is circled. The select of variables in the 
Selected Set to implement new circuit is based on the 
choosing priority “O”>”1 ”>”Xi”>”B ” (in the Selected Set) 
>”Xi” (not in the Selected Set). 
E. Implicate Loop 
An Implicate Loop may include partial or all squares that 
are already chosen by a selected Loop. For example as in 
Fig. 4(a), the Loop (ii) can be seen as a Iinplicate Loop to 
the Loop (i), cause the Square (A=O, B=O) is circled again. 
And due to the Loop (iii)(the Square(A=l, B = l ) )  is not 
circled by any other selected loops, so it is a Non-Implicate 
b o p .  
( b )  
Fig. 4. (a) The Modified K-map and Loop Circling of 
the 2-Input XOR Function. (b) The Circuit 
Implementation of the 2-Input XOR Function. 
F. Circuit Implementation Methods 
For pass transistor circuit implementation, we will only 
concern those squares are newly choose in the current loop. 
If a loop contains newly outputs states has both 1‘s and 0‘s 
(Loop (i) in Fig. 4(b)), its pass-transistor circuit switch is 
implemented by both NMOS and PMOS (a transmission 
gate is used). The PMOS is used to implement all 1‘s loop 
(Loop (ii) in Fig. 4(b), the A=O, B=l Square is only 
concerned) and the NMOS is used to implement all 0‘s loop 
(Loop (iii) in Fig. 4(b)). 
3. CIRCUIT SYNTHESIS AND OPTIMAZATION 
PROCEDURES 
3.1. The Synthesis and Optimization Procedures 
The circuit synthesis and optimization procedures, based 
up the circuit implementation concepts list above are shown 
in following: 
Step 1. Build the Modijied K-nzap of the given logic 
Step 2. Circle The Largest Non-Implicate Loops: 
function. 
Case(a). 
Case(D). 
Only one largest loop: Choose that Loop to 
implement the pass transistor logic switch circuit. 
even the passing or controlling variables do not 
exist in the Selected Ser. Then repeat the Step2 
and the circling subject is changing to the second 
largest Non -Implicate Loop. 
Many largest loops: The loops selecting is 
following the priority in the Selected Set. But we 
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will skip the loop either the passing variable 
cannot be found in the Selected Set or it is an 
Implicate Loop. 
Step 3. Circle The Largest Implicate Loops and Second 
Largest Non-Implicate Loops: (The loop will not be 
chosen if it's passing variable is not found in the 
Selected Set.) 
Case(a). The largest Implicate Loop can include more 
amounts of un-chosen squares than second largest 
Non-Implicate Loops: Choose the largest 
Implicate Loop to implement the pass transistor 
logic switch circuit. 
Case(b). The largest Implicate Loop can include equal 
amounts of un-chosen squares than second largest 
Non-linplicate Loops: The selecting will follow 
the rules of: O's(1argest Implicate Loop) > 
1 's(1argest Implicate Loop) > O's(second largest 
Non-Implicate Loop) > Xi's (largest Implicate 
Loop) > l's(second largest Non-Implicate Loop) 
>xi 's (largest Implicate Loop) > Xi's (second 
largest Non-Implicate Loop) > x i  's (second 
largest Non-Implicate Loop) to implement the 
pass transistor logic switch circuit. 
Case(c). The largest bnplicate Loop includes fewer amounts 
of un-chosen squares than second largest Non- 
Implicate Loops: For implementation of the pass 
transistor logic switch circuit, we choose the 
second largest one. 
Step 4. Repeat the similar process in Step 2-3 to circle the 
rest second largest Implicate Loop and third largest 
Non-Implicate Loop circling . . . until all squares in 
the Modijied K-map are selected. 
Step 5. Implement the new circuit according to the concept 
of the Circuit Implementing Methods and share 
transistor to reduce the number of transistors. 
3.2 An Implementation Example (2-Input XOR ) 
Step 1: The Modified K-map of the function already shown 
in Fig. 5(a). The Selected Set is { 0, 1, A, B ) in this 
step. 
Step 2 ( case(b) ); Four different largest loops which has 
square amounts of two are found in Fig. 5(a). 
According to the Selected Set, the loop(a) and 
loop(b) have higher priority than the loop(c) and 
loop(d), so the loop(a) is chosen first as Loop(i) for 
circuit implementation. Next, the loop(b) and 
loop(d) will be skipped due to they are Implicate 
Loops. The loop(c) will also be skipped. cause the 
pass variable " A  "' is not existed in the Selected 
Set. The Selected Set is (0, 1, A, B, B ) after 
Loop(i) is circled. 
- 
loop (a) = Loop (i) I ,D 
(iii) 
loop (b) loop loop (e) loop td) 
( a )  ( b )  
Fig. 5. (a), (b) The circling procedures of the 2-input 
XOR Modified K-map. 
x'c X? 
Fig. 6. Circuit arrangement for the simulation. 
Step 3 (case(b) ): The loop(b) and loop(e) both have one 
un-chosen Square, so the loop(b) with higher 
priority is chose as Laop(ii) to form the circuit. 
Similarly, the loop(f) will be chose as Loop(iii) due 
to the higher priority than the loop(d) as shown in 
Fig. 5(b). The loop(c) will always be skipped, cause 
the pass variable " X "' is not existed in the Selected 
Set. The Selected Set is (0, I ,  A, B, E ) after 
Loop(ii) and Loop(iii) are circled. 
Step 4: Implement the 2-input XOR gate circuit according 
to the selected loops. The circuit composition of 
each selected Loop is shown in Fig. 4. 
4. COMPARISONS 
Comparisons of the DVL, DPL, CMOS and new logic 
family through 3 different logic functions are listed in 
Table.1 - 3 .  The comparisons are based on 0.35pm CMOS 
technology and post layout simulation for supply voltage at 
1.5V. Possible transition combinations are simulated, and 
the time taken of the worst-case signal transition from input 
(50% level) to output (50% level) worst-case gate delay is 
applied as delay value. Power-delay product is calculated as 
a quality measure for power efficiency. 
The measure circuit for delay-time and average power 
dissipation simulation is shown in Fig.6. Due to the pass 
transistor circuits using the passive MOS switches to 
implement a given logic function, in order to measure the 
average power dissipation of the original circuit, some 
inverters are added in front of the input of the original 
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(C) (d) 
Fig.7. The circuit of 2-input XOR function in 
(a) The New Logic Style (b) The DPL structure 
(c) The DVL structure (d) The Static CMOS structure. 
A 
( b i  
Fig. 8. The F = BC +A B E  function logic gate in 
(a) New Logic Style structure. (b) The DVL structure. 
(c) The Static CMOS structure. 
(2) (b) (C) 
(a)  The New Logic Style. (b)  The DPL structure. 
(c) The DVL structure. 
Fig.9. The circuits of NOR function in 
circuits. The inverter after the output of the original circuit 
is used as a unit fan out loading and to check the output 
waveform and delay-time. 
The compared circuits include a simple NOR function, a 
special ’-input XOR function and a complex combination 
function for various requirements. For a special 2-input 
XOR function in Fig.7, the new circuit shown in Fig.7(a) 
and also proven in literature[4]. has advantages over DVL, 
DPL and static CMOS logic families in power, power-delay 
product and area. For a complex combination function [3], 
the circuits are shown in Fig.8, the new circuit based upon 
the proposed procedures as shown in Table.2. It has the best 
performance in all aspects. For a simple 2-input NOR 
function as shown in Fig.9, the proposed new logic design 
procedure produces exactly the same circuit with static 
CMOS structure which has the best performance for NOR 
function. 
5. CONCLUSIONS 
In this paper, a new logic circuit synthesis and 
optimization procedure for arbitrary logic function is 
proposed. The new proposed logic family proves to be 
superior to DVL, DPL and CMOS in all aspects with only a 
few exceptions. The advantages of the propose logic family 
are low power consumption, low power-delay product and 
area efficiency. It’s robustness against transistor downsizing 
and voltage scaling makes it good for deep sub-micron 
VLSI usage. 
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Table. 1. Various circuits comparison results of the XOR-2 function 
Delay-time Power Normalize Global size of 
(ns) ( p W) power-delay transistors. 
product 
Ficr.7a 0 . U 6  7.946 1 .lo 11 
Fig.7b 0.366 11.35 1.17 16 
Fig.7~ 0.432 10.55 1.79 13 
Fig.7d 0.643 15.05 2.72 24 
Table.2. Various circuits comparison results of F=E C +A B function. 
Delay-time Power Normalize Global size of 
(ns) ( p W) power-delay transistors. 
product 
Fig.8a 0.458 8.389 1 .lo 15 
Fig.& 0.852 12.95 2.86 28 
Fig.8b 0.509 11.94 1.58 23 
Table.3. Various circuits comparison results of the NOR function 
Delay-time Power Normalize Global size of 
(ns) ( p W) power-delay transistors. 
product 
Fig.9a 0.364 7.040 1 .lo 8 
Fig.9b 0.346 12.31 1.66 16 
Fig.9~ 0.359 9.593 1.34 11.5 
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